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The universal quantization of thermal conductance provides information on
the topological order of a state beyond electrical conductance. Such measure-
ments have become possible only recently, and have discovered, in particular,
that the value of the observed thermal conductance of the 5
2
state is not con-
sistent with either the Pfaffian or the anti-Pfaffian model, motivating several
theoretical articles. The analysis of the experiments has been made compli-
cated by the presence of counter-propagating edge channels arising from edge
reconstruction, an inevitable consequence of separating the dopant layer from
the GaAs quantum well. In particular, it has been found that the univer-
sal quantization requires thermalization of downstream and upstream edge
channels. Here we measure the thermal conductance in hexagonal boron ni-
tride encapsulated graphene devices of sizes much smaller than the thermal
relaxation length of the edge states. We find the quantization of thermal con-
ductance within 5% accuracy for ν = 1, 4
3
, 2 and 6 plateaus and our results
strongly suggest the absence of edge reconstruction for fractional quantum
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Hall in graphene, making it uniquely suitable for interference phenomena ex-
ploiting paths of exotic quasiparticles along the edge.
Introduction
Measurement of quantization of thermal conductance at its quantum limit (κ0T, κ0 = pi2k2B/3h)
and showing its universality irrespective of the statistics of the heat carriers has been an impor-
tant quest in condensed matter physics since the quantization can reveal the exotic topological
nature of the carriers, not accessible via electrical conductance measurement[1, 2]. Although,
the thermal conductance has been measured for phonons[3], photons[4] and fermions[5, 6, 7]
but the definitive proof of universality of quantum limit of thermal conductance remained elu-
sive for more than two decades[8, 9, 1, 10] until being reported very recently in fractional
quantum Hall (FQHE) of GaAs based two dimensional electron gas (2DEG)[11, 12]. However,
due to soft confining potential the egde-state reconstruction leads to extra pairs of counter-
propagating edges in the FQHE of GaAs[13, 14, 15, 16, 17] and makes it complicated to
interpret the exact value of the thermal conductance. In this case, for the particular experi-
mental set up, the measured value of thermal conductance can vary from the theoretically[1]
predicted (Nd −Nu)κ0T to (Nd +Nu)κ0T depending on full thermal equilibriation to no ther-
mal equilibriation of the counter propagating edges[11, 12], where Nd and Nu are the num-
ber of downstream and upstream edges, respectively. Obtaining full thermal equilibriation at
very low-temperature is quite challenging as the thermal relaxation length (∼ 50 µm) could
be much bigger than the typical device dimensions[11, 12]. Therefore, the precise measure-
ment of universal thermal conductance requires a system having no such edge reconstruction.
Here we demosntrate that graphene, a single carbon atomic layer, which offers unprecedented
universal edge profile[18, 19] due to atomically sharp confining potential, is an ideal plat-
form to probe universal quantized thermal conductance and unambiguously reveal the topo-
2
logical order of FQHE. The sharp edge potential profile in graphene is easily realized using few
nanometers thick insulating spacer like hexagonal boron nitride (hBN) between the graphene
and the screening layer[18]. Furthermore, quantum Hall (QH) state of graphene has higher
symmetry in spin-valley space (SU(4)), which is tunable by electric and magnetic field, and
thus exhibit a plethora of exciting phases, ranging from spontaneously symmetry-broken states
[20, 21, 22, 23, 24, 25, 26, 27] to protected topological states like quantum spin Hall state
near the Dirac point[28]. More interestingly, compared to GaAs, bilayer graphene has several
additional even-denominator quantum Hall fractions[29] like −1
2
, 3
2
, −5
2
and 7
2
, which has topo-
logically exotic ground states with possible non-abelian excitations and some of these exotic
phases can be uniquely identified by thermal conductance measurement[20, 1, 2].
In this report we have carried out the thermal conductance measurement in the integer as
well as FQHE of graphene devices with channel length of ∼ 5µm by sensitive noise thermom-
etry setup. We first establish the quantum limit of thermal conductance for integer plateaus
of ν = 1, 2 and 6 in hBN encapsulated monolayer graphene devices gated by SiO2/Si back
gate. We then further study the thermal conductance for fractional plateau of ν = 4
3
in a hBN
encapsulated graphene device gated by graphite back gate, such that the distance (hBN ∼ 20
nm) between the graphene and the gate is comparable to the magnetic length scale. We show
that the values of thermal conductance for ν = 4
3
and 2 are same even though they have different
electrical conductance. These results indeed show the universality of thermal conductance with
its quantum limit as predicted by theory[1]. More importantly, measuring exact value of uni-
versal quantum limit of thermal conductance in such a short graphene channel strongly suggest
the absence of any edge reconstruction in graphene QH as the thermal relaxation length[30] is
much larger than the channel length. Thus, our work is an important step to measure half of
a thermal conductance and to demonstrate the topological non-Abelian excitaton in graphene
hybrids in future.
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Figure 1: Device Configuration and QH response. (a) Schematic of the device with mea-
surement setup. The device is set in integer quantum Hall regime at filling factor ν=1, where
one chiral edge channel (line with arrow) propagates along the edge of the sample. The current
ISD is injected (green line) through the contact S, which is absorbed in the floating reservoir
(red contact). Chiral edge channel (red line) at potential VM and temperature TM leaves the
floating reservoir and terminates into two cold grounds. The cold edges (without any current)
at temperature T0 are shown by the blue lines. The resulting increase of electron temperature
TM of the floating reservoir is determined from the measured excess thermal noise at contact
D. A resonant (LC) circuit, situated at contact D, with resonance frequency f0 = 758kHz, filter
the signal, which is amplified by the cascade of amplification chain (pre-amplifier placed at 4K
plate and a room temperature amplifier). Finally, the amplified signal is measured by a spectrum
analyzer. (b) Hall conductance measured at the contact S using lock-in amplifier at B = 9.8T
(black line). Thermal noise (including the cold amplifier noise) measured as function of VBG at
f0 = 758kHz (red line). The plateaus for ν = 1, 2 and 6 are clearly visible in both measurements.
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We have used two SiO2/Si and one graphite back gated devices for our measurements,
where the hBN encapsulated devices are fabricated using standard dry transfer pick-up technique[31]
and followed by edge contacting method (see the SI section-1). The schematic is shown in
Fig. 1a, where the floating metallic reservoir in the middle connects the both sides by edge con-
tacts. The measurements are done in a cryofree dilution refrigerator having base temperature
of ∼ 12mK. The thermal conductance was measured employing noise thermometry based on
LCR resonant circuit at resonance frequency of ∼ 758kHz and amplified by preamplifiers and
finally measured by a spectrum analyzer (SI figure-2). The conductance measured at the source
contact in Fig. 1a for device 1 has been plotted as a function of back gate voltage (VBG) at B =
9.8T shown in Fig. 1b, where the clear plateaus at ν=1, 2, 4, 5, 6, 10 are visible. The thermal
noise (including amplifier noise) measured across the LCR circuit is plotted as a function of
VBG in Fig. 1b, where the plateaus are also evident.
A DC current I , injected at the source contact (Fig. 1a), flows along the chiral edge towards
the floating reservoir. The outgoing current from the floating reservoir splits into two equal
parts, each propagating along the outgoing chiral edge from the floating reservoir to the cold
grounds. The floating reservoir reaches a new equilibrium potential VM = I2νG0 with the filling
factor ν of graphene determined by the VBG, whereas the potential of the source contact is
VS =
I
νG0
. Thus, the power input to the floating reservoir is Pin = 12(IVS) =
I2
2νG0
, where
the pre-factor of 1/2 results due to the fact that equal power dissipates at the source and the
floating reservoirs in Fig. 1a. Similarly, the outgoing power from the floating reservoir is
Pout =
1
2
(2 × I
2
VM) =
I2
4νG0
. Thus, the resultant injected power dissipation in the floating
reservoir due to joule heating is JQ = Pin − Pout = I24νG0 and as a result the electrons in the
floating reservoir will get heated to a new equilibrium temperature (TM ) such that the following
heat balance equation,
JQ = J
e
Q(TM , T0) + J
e−ph
Q (TM , T0) = 0.5Nκ0(T
2
M − T 20 ) + Je−phQ (TM , T0) (1)
5
is satisfied. Here, JeQ(TM , T0) is the heat current carried by the N chiral ballistic edge channels
from the floating reservoir (TM ) to the cold ground (T0) and the J
e−ph
Q (TM , T0) is the heat loss
rate from the hot electrons of the floating reservoir to the cold phonon bath. In Eq. (1), TM
and Je−phQ are the only unknowns to determine the quantum limit of thermal conductance (κ0).
The TM of the floating reservoir in our experiment is obtained by measuring the excess thermal
noise, SI = νkB(TM −T0)G0[7, 11, 12], along the outgoing edge channels as shown in Fig. 1a.
After measuring the TM accurately one can determine κ0 using Eq. (1) by tuning the number of
outgoing channels (∆N ).
Fig. 2a-c shows the measured excess thermal noise SI for device 1 as a function of source
current ISD for ν = 1, 2 and 6 at B = 9.8T . In our experiment, for a filling factor ν, the
ν chiral edge modes impinge the current in the floating reservoir and N = 2ν chiral edge
modes leave the floating reservoir in the integer QH regime, out of them half propagate towards
the left cold reservoir and other half towards the right cold reservoir. The heating of floating
reservoir is exhibited in the increase of SI at finite current ISD. The x-axis and y-axis of
the Fig. 2 (top panel) are converted to JQ and TM , respectively, and plotted in Fig. 2d for
different ν, where each solid circles are generated after averaging 9 consecutive data points (raw
data - SI section-7). The T0 ∼ 40mK without DC current was determined from the thermal
noise measurement and shown in SI section-3. As expected we observe that TM is higher for
lower ν as less number of chiral edges has to carry the heat away. Similarly, to maintain a
constant TM , higher JQ is required for higher ν. In Fig. 2e we have plotted λ = ∆JQ/(0.5κ0)
where ∆JQ = JQ(νi, TM)− JQ(νj, TM), as a function of T 2M for two different configuration of
∆N = 2 and 8. It can be seen that the λ is proportional to T 2M as expected from Eq. (1). The
solid lines in Fig. 2e represent the linear least square fits and gives the values of 1.92 and 7.92
for ∆N = 2 and 8, respectively. Similarly, we have repeated the experiment at B = 6T for
device 1 and device 2 and the linear fits give values of 7.76 and 8.64 (SI figure-13 and 14) for
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Figure 2: Thermal conductance in integer QH. Excess thermal noise SI is measured as a
function of source current ISD at ν = 1 (a), 2 (b) and 6 (c). (d) The increased temperatures TM
of the floating reservoir are plotted (solid circles) as a function of dissipated power JQ for ν = 1
(N = 2), 2 (N = 4) and 6 (N = 12), respectively, where N = 2ν is the total outgoing channels
from the floating reservoir in integer QH. (e) The λ = ∆JQ/(0.5κ0) is plotted as a function of
T 2M for ∆N = 2 (between ν = 1 and 2), and 8 (between ν = 2 and 6), respectively in red and
black solid circles, where ∆JQ = JQ(νi, TM) − JQ(νj, TM). The solid lines are the fittings to
extract the thermal conductance values. Slope of these linear fits are 1.92 and 7.92 for ∆N =
2, and 8, respectively, which gives the gQ = 0.96κ0T , and 0.99κ0T for single edge channel,
respectively.
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∆N = 8, respectively. Thus, the average thermal conductance of single edge state (∆N = 1)
from the four linear fittings is found to be gQ = (1±0.05)κ0T upto the second place of decimal,
where T = (TM + T0)/2 and the error is the standard deviation.
In order to measure the thermal conductance for FQHE state we have used a graphite back
gated device (device 3), where the graphene channel is isolated from the graphite gate by bottom
hBN (∼ 20 nm). We have also introduced extra low pass filter at the mixing chamber in order
to get the lower electron temperature, T0 ∼ 27mK (SI section-3). The conductance plateaus
and the thermal noise as a function of VBG at B = 7T are shown in Fig. 3a, where the ν = 1,
4
3
and 2 are clearly visible in both measurements. The plots for TM versus JQ are shown in
the SI figure-16. In Fig. 3b we have plotted the JQ (solid circles) as a function of T 2M − T 20
for ν = 1, 4
3
and 2 over the temperature window (up to ∼ 60-70mK) where the curve is linear,
implying the dominance of the electronic contribution to the heat flow. The solid lines in Fig. 3b
represent the linear fits (in 0.5κ0) and gives the values of 2.04, 4.16 and 4.04, which corresponds
to gQ = 1.02, 2.08 and 2.02κ0T for ν = 1, 43 and 2, respectively. For ν =
4
3
, two downstream
charge modes, one integer and one fractional (inner ν = 1
3
with effective charge, e∗ = e
3
) are
expected. The thermal conductance from these modes should be the same as ν = 2 having two
integer downstream charge modes, as seen in our experiment within 3% mismatch. Thus, our
result is consistent with the theory that the quantum limit of thermal conductance is same for
both fractional and integer QH edges.
The reported thermal conductance in Ref[11, 12] for the particle like composite fermions
(ν = 1
3
, 7
3
) matches well with the theory, though its values are not consistent for the hole like
composite fermions (ν = 2
3
, 8
3
) and ν = 5
2
. One of the main reasons behind this is the presence
of extra counter-propagating edge modes arising from inevitable edge reconstruction in GaAs
and insufficient thermalization among the edges. The thermal relaxation length of ∼ 15 µm in
graphene QH is reported at 4K[30] and it is expected to be order of magnitude higher at low-
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Figure 3: Thermal conductance in fractional QH. (a) Hall conductance (black line) and ther-
mal noise (red line) measured in the graphite back gated device plotted as a function of VBG at
B = 7T. The plateaus for ν = 1, 4
3
and 2 are clearly visible in both the measurements. (b) Similar
to the previous plots (Fig. 2), the excess thermal noise, SI is measured as a function source
current ISD and the TM is shown as a function of the dissipated power JQ in the SI figure-15
and 16. From which we have extracted the JQ (solid circles) as a function of T 2M − T 20 for ν
= 1, 4/3 and 2 and shown upto TM ∼ 60-70mK. The solid lines are the linear fits to extract
the slopes that give the thermal conductance values 1.02, 2.08 and 2.02κ0T for ν = 1, 43 and
2, respectively. The inset shows the corresponding downstream charge modes for integer and
fractional edges.
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temperature (∼ 50 mK). These length scales are much bigger than our graphene channel length
(∼ 5 µm) and thus, observing the quantum limit of thermal conductance accurately for FQHE
in graphene strongly suggest the absence of edge reconstruction. In the SI section-9, we have
discussed about the accuracy of our measurements and the electron-phonon coupling to the heat
flow in the graphene devices.
In conclusion, we have first time measured the thermal conductance for three integer plateaus
(1, 2, 6) and one particle like fractional plateau (4
3
) of graphene and the values are consistent
with the quantum limit (pi
2k2B
3h
T ) within 5% accuracy. These studies can be extended soon to
measure the thermal conductance for the even denominator QH plateaus in graphene[29] with
atomically sharp confining potential to probe their non-abelian nature.
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Materials and Methods
SI section-1: Device fabrication, characterization and
measurement setup
Our encapsulated graphene devices were made using the following procedures similar to
those used in previous reports (1,2). First, an hBN/graphene/hBN stack was made using
"hot pick-up" technique (3). This involved the mechanical exfoliation of graphite and
bulk hBN crystal on SiO2/Si wafer to obtain the single layer graphene and thin hBN
(∼ 20−30 nm). Single layer graphene and thin hBN (∼ 20−30 nm) were identified using
an optical microscope. Fabrication of this hetrostructures assembly involved four steps.
Step1: we have used a Poly-Bisphenol-A-Carbonate (PC) coated Polydimethylsiloxane
(PDMS) block mounted on a glass slide attached to tip of a micromanipulator to pick-
up the exfoliated hBN flake. The exfoliated hBN flake was picked up at temperature
90◦C. Step2: a previously picked-up hBN flake was aligned over a graphene. Now this
graphene was picked up at temperature 90◦C. Step3: bottom hBN flake was picked up
using the previously picked-up hBN/Gr follwing the step2. Step4: finally, this resulting
hetrostructure (hBN/Gr/hBN) was dropped down on top of an oxidized silicon wafer
(p++ doped silicon with SiO2 thickness of 285 nm) at temperature 140◦C which served
as a back gate (for graphite back gate device after the step 3, graphite flake was picked up
using the previously picked-up hBN/Gr/hBN following step2. After this step, again step4
was followed). These final stacks were cleaned in chloroform (CHCl3) followed by acetone
and iso-propyl alcohol (IPA). The next step involved electron beam lithography (EBL) to
define the contacts region. As the first step, a Poly-methyl-methacrylate (PMMA) was
coated on resulting hetrostructure. Contacts region were defined on using EBL. Apart
from conventional Hall probe geometry, we have defined a region for floating reservoir of
∼ 4 - 7 µm2 area. We have used two SiO2/Si back gated device (device-1 and device-2)
and one graphite back gated device (device-3) for the thermal conductance measurement.
The edge contacts were achieved by reactive ion etching (mixture of CHF3 and O2 gas
were used with flow rate of 40 sccm and 4 sccm, respectively at 25◦C with RF power of
60W), where the etching time has been varied from 100 to 50 sec for SiO2/Si and graphite
back gated devices, respectively, such that for SiO2/Si devices the bottom hBN is being
etched completely where as for graphite back gated device the bottom hBN is partially
etched to isolate the contacts from the bottom graphite back gate. Finally the thermal
2
deposition of Cr/Pd/Au (5/15/60 nm) was done to make the contacts in a evaporator
chamber having base pressure of ∼ 1 − 2 × 10−7 mbar and followed by lift-off procedure
in acetone and IPA. Thus, the floating metallic reservoir in the middle are connected to
the both sides graphene part by the edge contacts. This procedure of making devices
prevented contamination of exposed graphene edges with polymer residues, resulting in
high-quality contacts. We have measured the two terminal total resistances (R) of device-
1, device-2 and device-3 (graphite back gate) as a function of gate voltage (VBG) at zero
magnetic field. The measured data is fitted with the following equation (4)
R = RC +
L
Weµ
√
(n20 + (
CBG(VBG−VCN )
e
)2)
(1)
where RC , L, W, µ, and e are the contact resistance, length, width, mobility, and electron
charge, respectively. Carrier concentration of channel is CBG(VBG−VCN )
e
with CBG and VCN
are the capacitance per unit area of back gate and voltage at the charge neutrality point,
respectively. n0 is the charge inhomogeneity.
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SI Figure 1: Optical image and device response at zero magnetic field. The one
dimensional edge contacted devices were fabricated using standard dry transfer technique
as discussed in the SI section-1. (a,c) Apart from the conventional quantum Hall (QH)
geometry, there is a floating metallic reservoir of area ∼ 6µm2 and ∼ 4µm2 of device-1
and device-2, respectively. (b,d) Two probe gate response (measured along two extreme
ends marked as 1 and 13 in fig (a,c)) at 240 mK using standard Lock-in technique. Open
circle shows the data and the red curve is the fit of data in accordance to equation 1 of
SI section-1. This fit gives the mobility ∼ 100000 cm2V −1s−1 and ∼ 110000 cm2V −1s−1
of device-1 and device-2, respectively. (e) The optical image of the graphite back gated
device with floating reservoir area of ∼ 7µm2. (f) Gate response of the device-3 (graphite
back gate) with mobility ∼ 100000 cm2V −1s−1 at 77 K for hole side.
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SI Figure 2: Experimental set-up for noise measurement. (a) Schematic of mea-
surement set-up. The device was fixed to the mixing chamber plate of dilution refrigerator
in Hall probe configuration with cold grounds. The sample was current biased with a 1
GΩ resistor located at the top of fridge to avoid the extra unwanted noise. Current fluctu-
ations are converted on chip into voltage fluctuations using the well defined quantum Hall
(QH) resistance R = h/νe2 (as shown schematically in fig(b)) where ν is the filling factor.
The signal was amplified with a home made cryogenic voltage pre-amplifier, which is ther-
malized to 4K plate of dilution refrigerator. This pre-amplified signal was then amplified
using a voltage amplifier (PR-E3-SMA S/N 115016) placed at room temperature. After
second stage of amplification, signal was measured by a spectrum analyzer (N9010A). We
have used the band width of ∼ 30 kHz. Inductor L ∼ 365 µH of the L//C tank was
made of an superconducting coil thermally anchored to the mixing chamber of dilution
refrigerator. The parallel C ∼ 125 pF is the capacitance that develops along the coaxial
lines connecting the sample to the cryogenic pre-amplifier. A ceramic capacitance of 10
nF was used between sample and inductor to block the DC current along the measure-
ment line. The typical input voltage noise and current noise of cryogenic pre-amplifiers
were ∼ 0.25-0.3 nV/√Hz and ∼ 10-20 fA/√Hz, respectively. (b) The schematic circuit
diagram of the measurement setup.
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SI section-2: Gain of the amplification chain
We have used two different methods to calculate the overall gain (G) of amplification
chain. (i) Measurement of output voltage for a known input signal in quantum Hall
states at resonance frequency; (ii) From temperature dependent Johnson-Nyquist noise
(thermal noise) (5).
Output voltage in quantum Hall states: In quantum Hall (QH) regime, one can
directly find the relation between source voltage and the output voltage for our device
geometry. In our device geometry, the voltage probe which is the part of amplification
chain will always see the equilibrium potential of floating reservoir in integr quantum
Hall regime. Using Landauer-Buttiker formalism, we have derived the relation between
potential of floating reservoir and source contact. In experiment, we have measured the
voltage Vin at the source contact using a seperate coaxial line as shown in SI figure 2. The
output voltage Vout is measured along the amplification chain using spectrum analyzer.
To derive the relation between the output voltage Vout and the Vin, a schematic figure (SI
figure 3) is used, in which contacts ’1’ and ’2’ represent the two cold grounds. Floating
contact and the source contact are shown by contacts ’3’ and ’4’, respectively. According
to this nomenclature Vin = V4. Using Landauer-Buttiker formalism (6), we get
I1
I2
I3
I4
 =

0 0 νG0 0
0 0 νG0 0
νG0 0 0 νG0
0 νG0 0 0


V1
V2
V3
V4

Here G0 is the quantum of conductance ( G0 = e2/h). From above matrix we will find
following relation:
I1 = νG0V3 (2)
I2 = νG0V3 (3)
I3 = νG0V1 + νG0V4 (4)
I4 = νG0V2 (5)
As we have used two cold grounds in our measurement setup, so in SI fig (3), 1 and 2
electrodes are grounded i.e. V1 = V2 = 0 we find,
I3 = νG0V4 (6)
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SI Figure 3: Schematic used to derive the Gain in SI section-2
so
V4 = I3/νG0 (7)
but I3 is nothing but it is the impinging current in floating reservoir. In equilibrium,
I3 = I1 + I2 (8)
using equation (2), (3), (4), and (6), we obtain
V3 = V4/2 (9)
Electrode which is connected to the amplification circuit will see the voltage V3. Spectrum
analyzer output will give us the voltage Vout which is given by
Vout = GV3 (10)
where G is the gain of amplification chain. Now gain will be given by
G = Vout/V3 = 2(Vout/V4) = 2(Vout/Vin) (11)
Temperature dependent thermal noise: In absence of any source current, equilibrium
voltage noise spectrum
SV = G
2(4kBTR+ V
2
n + i
2
nR
2)BW (12)
7
with kB the Boltzmann factor and T the temperature, V 2n and i2n are the intrinsic voltage
and current noise density of the amplifier, and BW is the frequency bandwidth. For a fixed
integer quantum Hall plateau, change in temperature of mixing chamber (MC) plate will
only affect the first term in equation (12), other terms are independent of temperature.
So for two different MC plate temperature.
for temperature T1
SV (T1) = G
2(4kBT1R + V
2
n + i
2
nR
2)BW (13)
and for temperature T2
SV (T2) = G
2(4kBT2R + V
2
n + i
2
nR
2)BW (14)
subtracting equation (13) from (14), we get
G =
√
SV (T2)− SV (T1)
4kB(T2 − T1)BW (15)
If one plots the SV
BW
as a function of temperature T, slopes of the linear fit will give
4G2kBR, which directly gives the gain of amplification chain and from intercept, intrinsic
noise of amplifier can be found.
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SI Figure 4: Gain of amplification chain. (Output voltage from a known input
signal in QH state at resonance frequency:) (a) Schematic of the measurement used
to measure conductance using Lock-in amplifier (228 Hz). (b) Gate response of Device-1
at B = 6T using low frequency Lock-in technique. Clear plateau in conductance at 2, 6
and 10 are observed in unit of e2/h. Red stars display the gate voltages at which we have
measured the output voltage for given input signal at high frequency. (c) Schematic of
the measurement used to measure the output voltage for given input voltage in quantum
Hall regime at high frequency (758 kHz). A high frequency signal is applied with function
generator and voltage Vin is measured using the co-axial line as shown in SI figure 2). CA
and RTA stand for "cold amplifier" and "room temperature amplifier", respectively. (d)
Output voltage VOut is measured using spectrum analyzer and is plotted as a function of
frequency for filling factors of ν = 2, 6 and 10. From the output voltage at resonance
frequency, gain is calculated using G = 2(VOut
Vin
) (see SI section 2). Calculated value of
gain is shown in SI table 1.
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SI Figure 5: Gain of amplification chain. (From temperature dependent ther-
mal noise) (a) Schematic of the measurement used to measure thermal noise. CA and
RTA stand for "cold amplifier" and "room temperature amplifier", respectively. (b) The
total noise measured by a spectrum analyzer for device-1 is plotted as a function of fre-
quency at zero bias at temperature ∼ 35 mK (black) and 1.189 K (red) ( RuO2 sensor
reading) for filling ν = 2. The resonance frequency is observed at ∼ 758 kHz clearly visible
in the plot. From peak value of these data, gain is calculated using G =
√
SV (T2)−SV (T1)
4kB(T2−T1)BW
(see SI section 2). Calculated gain was found ∼ 1425, which is closely same as obtained
from measurement of output voltage for a known input signal in quantum Hall states at
resonance frequency.
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SI Figure 6: Gain of amplification chain during measurement of device-3
(graphite back gated device) (a) Noise measured by spectrum analyzer is plotted
as a function of frequency at different temperature at ν = 1 and similarly for (b) ν = 2.
(c) Symbols represent the plot of noise divided by bandwidth (BW) at resonance fre-
quency as a function of temperature at ν = 1. Solid red line is the linear fit of data
and from the slope of this line, calculated gain was found to be equal to ∼1402. (d)
Symbols represent the plot of noise divided by bandwidth (BW) at resonance frequency
as a function of temperature at ν = 2. Solid red line is the linear fit of data and from the
slope of this line, calculated gain was found to be equal to ∼1410. From the intercept of
these linear fit of ν = 1 and 2, the Vn and in of amplifier were found to be ∼ 246 pV√Hz and
∼ 24 fA√
Hz
, respectively. Thus, it can be seen that the error in gain is less than 1%.
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Filling 
Factor (ν) 
V
IN
 (μV) V
OUT
 (mV) Gain (G) = 2 ( VOUT / VIN ) 
Gain from Jhonson 
Nyquist Noise 
 
2
6
10
39.97
39.03
37.54
28.56
27.80
26.84
1429.1
1424.5
1429.9
1425
SI Table 1: Gain of amplification chain.
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SI section-3: Electron temperature (T0) determination
Electron temperature for device-1 and device-2: In this section we will discuss
how we have extracted out the electron temperature of the devices. For device-1 and
device-2 we have used coaxial line as input as shown in SI figure 2, where the ∼ 60 ohm
resistance and ∼1 nF capacitance of the line work as low-pass filter. In this setup we
have measured the thermal noise at different filling and from which we have extracted
the electron temperature as shown in SI figure 8 and SI table 2. To cross check we have
measured the shot noise at a graphene pn junction using same coaxial lines and extract
out the electron temperature as shown in SI figure 9. The average electron temperature
using coaxial line in our experiment was T0 ∼ 40 mK.
Electron temperature for device-3(graphite back gate): For device-3 (graphite
back gated device) we have introduced extra low-pass filter made of 200 ohm and 1 nF
capacitor in input line at the mixing chamber to lower the electron temperature which
can be seen from the photograph of cold finger in SI figure 7. As we have mentioned
earlier in SI section-2, that noise measured by spectrum analyzer at zero bias is given by
SV = G
2(4kBTR+ V
2
n + i
2
nR
2)BW (16)
If one plots the SV
BW
as a function of temperature at fixed quantum Hall filling as plotted
in SI figure 6c and 6d, the linear fit of the data will give an linear equation which relates
the SV
BW
to temperature T directly. Since the gain (from the slope) and intrinsic noise
of amplification chain (from the intercept) is already known (see caption of SI figure 6),
so now from the known value of measured noise at zero bias and base temperature, the
corresponding electron temperature can be found directly using the following equation.
T0 =
((
SV
G2BW
)
− (V 2n + i2nR2)
)
4kBR
(17)
As our measured value of noise at base temperature were 2.8180×10−8V 2 at ν = 1 which
corresponds to T0 ∼ 27 mK. Similarily, at ν = 2 measured noise was 1.0404 × 10−8V 2,
which also corresponds to T0 ∼ 27 mK.
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thermally coupled to the cold nger 
by using silver paint
RC lter assembly
R = 200 Ω
C = 1 nF
SI Figure 7: RC filter assembly and thermal anchoring on the cold finger
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SI Figure 8: Electron temperature (T0) determination. We have used two different
methods to find the electron temperature T0. (i) Measuring the thermal noise for different
integer quantum Hall filling. (ii) Measuring the shot noise in p-n junction graphene device
in integer quantum Hall regime.
(From measuring the thermal noise for different integer quantum Hall filling:)
(a) Schematic of the measurement used to measure the conductance at low frequency
(Lock-in at 228 Hz). (b) Gate response of Device-1 at B = 9.8T using low frequency Lock-
in technique. Clear plateaus in conductance at 1, 2, 4, 5, 6, and 10 and less developed
plateau at 3, 7, 8, and 9 are observed in unit of e2/h. (c) Schematic of the measurement
used to measure thermal noise. CA and RTA stand for "cold amplifier" and "room
temperature amplifier", respectively. (d) The total noise measured by spectrum analyzer
is plotted as a function of gate voltages at zero bias at base temperature of mixing chamber
plate. Clear plateaus in these data are exactly at the same place as in conductance
data. Red stars are the point, whose value we have taken to determine the electron
temperature T0. As mentioned in SI section-2, total noise measured by spectrum analyzer
is SV = G2(4kBTR+ V 2n + i2nR2)BW . Varying the filling factor will only change the R in
this equation. So by measuring the total noise SV at three different fillings, we will get
three linearly independent equation in three variables T, Vn, and in, which can be solved
algebraically. Calculated values are shown in SI table 2.
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SI Figure 9: Electron temperature (T0) determination. (From shot noise mea-
surement in a p-n junction of graphene device) We have done the shot noise mea-
surement in seperate p-n junction graphene device in integer quantum Hall regime using
same measurement set-up which we have used for our device-1 and device-2. (a) Schematic
of the measurement used to measure low frequency (228 Hz) conductance. (b) Schematic
of the measurement used to measure the shot noise. CA and RTA stand for "cold ampli-
fier" and "room temperature amplifier", respectively. Shot noise is measured using the
spectrum analyzer. (c) Resistance
(
Vin
Iac
)
is plotted as a function of top gate voltage for
the fixed filling of back gate of ν = -2 (blue), -3 (red), and -4 (green). For the given
filling of back gate, we can see the plateaus as the top gate is scanned. At the plateau
ν = (4,−4), we have measured the shot noise. (d) Symbols display the shot noise as
a function of VSD, where VSD is related to the applied DC current I as I = GPNJVSD
with GPNJ as electrical conductance across p-n junction (7, 8). The horizonatl dashed
line represents the zero noise line. Continuous red lines are the linear fit of these data
at higher voltages whose linear extrapolation to zero noise gives eVSD = 2kBT0 (9). In
our case, the linear extrapolation to zero noise gives VSD ∼ 6.95µV . This corresponds to
electron temperature T0 ∼ 40 mK, which is independent of gain of amplification chain.
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     configuration of ν     T
0
 (mK)     Vn (nV/√Hz) In (fA/√Hz)
    1     2       4   
    1        2        6     
    1        2       10    
   1       4        6    
    1       4        10   
    2        4     6    
    1       6        10      
    2        4    10  
    2        6    10  
   44.7   
   44.0         
44.3
42.1
43.7
41.0
43.4
45.4
45.9
   0.3060   
0.3066
0.3063
0.3072
0.3064
0.3075
0.3065
0.3061
0.3060
26.29
26.31
26.30
26.37
26.32
26.50
26.36
26.26
26.19
SI Table 2: Electron temperature (T0). The average temperature T0 calculated from
above table is the (43.8± 1.4) mK. This corresponds to 3.2% error in the T0.
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SI section-4: partition of current and contact resistance
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SI Figure 10: Equi-partition of current in left and right moving chiral states:
For a given back gate voltage, filling in both arm of the device should be same. To
confirm this we have measured the voltages in both arm of the device-1. (a) Current is
applied through the source contact and the voltages are measured using probe ’A’ and
’B’, respectively. (b) Voltages divided by the applied current is plotted as a function of
gate voltages measured at two different probes ’A’ (black) and ’B’ (red). It is clearly
visible that the voltages measured at two probes are the same.
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SI Figure 11: Determination of contact resistance and source noise: At finite
DC bias, if the contacts are not transparent for the edge channels, it will give extra
noise, known as source noise whose magnitude will be given as 2eI(1− t), where t is the
transmittance of source contact. To determine the contact resistance of source contact,
we have used the three probe measurement technique. In our device configuration, if
voltage probe V is situated in path of hot edge for given chirality, it will measure a
voltage VH = I.(R0 +RL +RC) with R0-quantum Hall resistance, RC-contact resistance
and RL-line resistance of ground contact. On the other hand for opposite chirality, it will
measure a voltage VC = I.RL. Differences of these two voltages will give us I.(R0 +RC).
So conductance is given by 1
R0+RC
hence transmittance t will be given by the ratio of
actual resistance and measured resistance, i.e. t = R0
R0+RC
. Once the transmittance is
known, one can easily determine the source noise 2eI(1− t). Since amplifier is situated in
path of left moving edge channels, it will measure only part of the generated source noise.
In particular, for our device configuration, amplifier will always see only the half of total
no of edge channels leaving the floating reservoir. Hence it will always measure the only
1
4
th of the source noise. Values of the contact resistance, transmittance and maximum
source noise is given in SI table 3 for device-1 and device-2 and in SI table 4 for device-3.
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   Device Filling 
Factor (ν ) 
   Hot edge    Cold edge    Contact
 Resistance
   + R
L 
+ R
C 
  )
V
H
 / I = V
C
 / I = R
L 
( Ω )
     
( Ω )
     
in ( Ω )
     
( R
0
   Trans-
mittance 
   
   Source Noise / 4
   
( t )
     
( 10      A  / Hz)
    
-29
     
2 at 
  
I
max
 
1
2
6
1
2
2
6
0.9975
0.9974
0.0495 @ I
max
 = 2.5 nA
0.0736 @ I
max
 = 3.5 nA
0.2075 @ I
max
 = 7.0 nA
64
34
   16
635
635
635
26509
(V
H
 / I-V
C
 / I)
 
- 
  
 R
0
13574
4952    0.9963
13570 624 41 0.9968
4939 624   13    0.9969
0.1536 @ I
max
 = 6.0 nA
0.2232 @ I
max
 = 6.0 nA
SI Table 3: Contact resistance and the Source noise. Since the reflection was
always less than 1% for each filling factor. So the measured source noise could be as
maximum as about 0.2 × 10−29A2Hz−1 at maximum source current which is ∼ 80 times
smaller than the measured excess thermal noise. Make note that typical line resistance of
He-3 fridge was 625-635 Ω, which was measured also seperately.
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   Device Filling 
Factor (ν ) 
 Measured     Contact
 Resistance
   + RL + RC   )  RL 
( Ω )
     
( Ω )
     
in ( Ω )
     
( R
0
   Trans-
mittance 
   
   Source Noise / 4
   
( t )
     
( 10      A  / Hz)
    
-29
     
2 at 
  
I
max
 
1
4/3
2
3
0.9972
0.9978
0.0448 @ I
max
 = 2.0 nA
0.0264 @ I
max
 = 1.5 nA
0.0816 @ I
max
 = 2.0 nA
73
42
   66
260
260
260
26143
19660
13231    0.9949
     
resistance
 Line  
resistance
+ R
L 
+ R
C 
  )( R
0
- R
L 
- R
0 
SI Table 4: Contact resistance and the Source noise of device-3 (graphite
back gate device). Contact resistance of device-3 was measured in dilution refrigerator
using low frequency Lock-in technique at 228 Hz. A constant current I was injected at
source contact and voltage was measured at the same contact (See the SI figure 8(a)).
This voltage probe will measure the voltage I.(R0 + RL + RC) with R0-quantum Hall
resistance, RC-contact resistance and RL-line resistance. So measured resistance will be
R0+RL+RC . We have measured line resistance RL of 260 Ω seperately. After subtracting
the line resistance, conductance will be equal to 1
R0+RC
. Hence the transmittance t will
be given by t = R0
R0+RC
. Once the transmittance is known, one can easily determine the
source noise (see the caption of SI fig 11). So the maximum source noise at maximum
current is much lower than the measured excess thermal noise (see SI figure 15).
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SI section-5: Dissipated power in the floating reservoir
As mentioned in the manuscript a DC current I, injected at the source contact (Fig. 1a of
the manuscript), flows along the chiral edge towards the floating reservoir. The outgoing
current from the floating reservoir splits into two equal parts, each propagating along the
outgoing chiral edge from the floating reservoir to the cold grounds. The floating reservoir
reaches a new equilibrium potential VM = I2νG0 with the filling factor ν of graphene
determined by the VBG, whereas the potential of the source contact is VS = IνG0 . Thus,
the power input to the floating reservoir is Pin = 12(IVS) =
I2
2νG0
, where the pre-factor
of 1/2 results due to the fact that equal power dissipates at the source and the floating
reservoirs in Fig. 1a of the manuscript. Similarly, the outgoing power from the floating
reservoir is Pout = 12(2 × I2VM) = I
2
4νG0
. Thus, the resultant injected power dissipation in
the floating reservoir due to joule heating is JQ = Pin − Pout = I24νG0 .
SI section-6: Determination of temperature (TM) of float-
ing reservoir
The resulting increase in the electronic temperature (TM − T0) of floating reservoir is
determined from the excess thermal noise (9–14):
SI = 2G
∗kB(TM − T0) (18)
with
1
G∗
=
1
GL
+
1
GR
(19)
where GL and GR are the conductance of left and right channel respectively. So in our
device structure,
1
G∗
=
1
νG0
+
1
νG0
(20)
hence
SI = νkB(TM − T0)G0 (21)
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SI section-7: Extended excess thermal noise data
In order to measure the excess thermal noise due to very small temperature increment,
we have taken the data many times (∼ 1000) and we have shown the average data in
the manuscript. In the SI figure 12a and 12b, we have shown one such raw data and the
average one for ν = 1 and 2, respectively.
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SI Figure 12: (a,b) Excess noise for single scan (blue) and the averaged (red) one
for ν = 1 and 2 at B = 9.8T respectively, for device-1. (c) Solid curves shows the data
extracted directly from raw excess thermal noise data for device-1 at B = 9.8T for ν = 1, 2,
and 6 respectively. Solid symbols display the 9 point average of corresponding raw data
which is shown in manuscript figure 2(d).
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SI Figure 13: Extended data of device-1 at B = 6T. (a) Excess thermal noise SI
is plotted as a function of source current ISD at filling ν = 2. (b) Excess thermal noise
SI is plotted as a function of source current ISD at filling ν = 6. (c) Temperature, TM
(it is extracted from the excess thermal noise shown in upper panel) of floating contact is
plotted as a function of dissipated power JQ (obtained using JQ = I
2
4νG0
) for two different
filling factors ν = 2 and 6, respectively. Symbols display the extracted temperature data
using equation SI = νkB(TM − T0)G0. (d) The λ = ∆JQ/(0.5κ0) is plotted as a function
of T 2M for ∆N = 8 (here ∆JQ = JQ(νi, TM) − JQ(νj , TM)). Solid circles display the data
and the continuous red curve is the linear fit of these data. Slope of this linear fit is 7.76
which gives gQ = 0.97κ0T with specified error.
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SI Figure 14: Extended data of device-2 at B = 6T. (a) Excess thermal noise SI
is plotted as a function of source current ISD at filling ν = 2. (b) Excess thermal noise
SI is plotted as a function of source current ISD at filling ν = 6. (c) Temperature TM (it
is extracted from the excess thermal noise shown in upper pannel) of floating contact is
plotted as a function of dissipated power JQ (obtained using JQ = I
2
4νG0
) for two different
filling factors ν = 2 and 6, respectively. Symbols display the extracted temperature data
using equation SI = νkB(TM − T0)G0. (d) The λ = ∆JQ/(0.5κ0) is plotted as a function
of T 2M for ∆N = 8 (here ∆JQ = JQ(νi, TM) − JQ(νj , TM)). Solid circles display the data
and the continuous red curve is the linear fit of these data. Slope of this linear fit is 8.64
which gives gQ = 1.08κ0T with specified error.
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SI Figure 15: Extended data of device-3 (graphite back gate) at B = 7T. (a)
Excess thermal noise SI is plotted as a function of source current ISD at filling ν = 1.
(b) Excess thermal noise SI is plotted as a function of source current ISD at filling ν = 2
and similarily (c) Excess thermal noise SI is plotted as a function of source current ISD
at filling ν = 4/3.
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SI Figure 16: Extended data of device-3 (graphite back gate) at B = 7T.
Temperature TM (extracted from excess thermal noise plotted in SI figure 15) of floating
contact is plotted as a function of dissipated power JQ for filling factors ν = 1, 2, and 4/3.
Symbols display the extracted temperature data using equation SI = νkB(TM − T0)G0.
Here, the continuous lines are the best fit of data in accordance with equation JQ =
0.5Nα(T 2M − T 20 ) (here, we have not included the electron-phonon cooling). There are
always two path from floating contact: left moving and right moving channels terminated
at respective cold grounds. From fitting α were found to be 1.02, 2.02 and 2.08κ0 for
ν = 1, 2 and 4/3, respectively.
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SI section-8: Heat loss by Electron-phonon cooling
In this section, we will discuss about the heat transfer via electron-phonon cooling (Je−phQ ).
In steady state, the total dissipated heat power in floating contact (JQ) is equal to the
sum of heat current carried by electronic channels (JeQ) and the heat transferred by hot
electrons to the cold phonon bath (Je−phQ ) i.e. JQ = J
e
Q+J
e−ph
Q , with J
e
Q = 0.5Nα(T
2
M−T 20 )
and Je−phQ = β(T
q
M − T q0 ).The temperature exponent of 5 − 5.8 has been reported in
GaAs 2DEG (15). However, the exponent of 4-6 is predicted depending on the nature
of disorders in the floating contact as well as the dimensionality of the phonons involved
(16,17). In our devices, we found the temperature exponent of ∼ 4 and ∼ 6 for SiO2 and
graphite back gate, respectively as shown in SI figure 17.
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SI Figure 17: Heat loss by electron-phonon coupling. (a) Solid circles display
the electron-phonon contribution of the heat loss, Je−phQ = JQ − JeQ with JeQ = NJel =
N0.5κ0(T
2
M − T 20 ) electronic heat flow through N chiral edge channels, as a function of
(T 4M − T 40 ) for ν = 1, 2, and 6 for device-1. The solid line is the linear fit with a slope,
β ∼ 0.31nW/K4. (b) Solid circles display the electron-phonon contribution of the heat
loss as a function of (T 4.25M − T 4.250 ) for ν = 1, and 2 for device-2. The solid line is the
linear fit with a slope, β ∼ 0.30nW/K4.25. (c) Here, soild circles display the same for
device-3 (graphite back gated device) for ν = 1, but it increases with (T 6M − T 60 ) with
β ∼ 1.54nW/K6. Here, we have not plotted the heat loss to phonon for ν = 2 and 4/3,
because at these filling electron-phonon parts were very small. In this device (graphite
back gate) the floating reservoir is isolated from the graphite back gate by the bottom
hBN but in the case of SiO2/Si back gated device the floating reservoir is in touch with
the SiO2/Si substrate as the bottom hBN is completely etched out, which might be the
reason for different temperature exponent.
SI section-9: Accuracy of the thermal conductance mea-
surement
In this section, we will discuss about the accuracy of measured thermal conductance,
which requires the careful determination of the parameters of the system. For example:
(i) the exact value of total gain of the amplification chain; (ii) the precise measurement
of the electron temperature (T0) and (iii) estimation of generated shot noise due to the
finite contact resistance at the graphene QH and electrode junctions. The total voltage
gain of our amplification chain is ∼1402-1425 measured with known input signal as well
as measuring the temperature dependent thermal noise in QH plateaus (SI), where the
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inaccuracy of the gain ∼ 1%. The electron temperature, T0 ∼ 40mK for device-1 and
device-2, was measured in two ways; measuring the thermal noise (together with voltage
and current noise of the amplifier) at different filling factors and measuring the shot noise
in a graphene pn junction in QH regime. The inaccuracy in our electron temperature
measurement is less than 4% as can be seen in SI table 2. Since the inaccuracy in gain is
∼ 1%, so it will not affect measured thermal conductance very much. On the other hand,
inaccuracy in electron temperature is ∼ 4%, which can be source of major inaccuracy
in extracted thermal conductance. So we have calculated the thermal conductance at
T0 = 40 mK and 45 mK. The averaged value was found (1.00 ± 0.05)κ0T at T0 = 40
mK and (0.94 ± 0.04)κ0T at T0 = 45 mK. So the change in the electron temperature of
12.5% corresponds to the 6% change in thermal conductance as shown in SI table 5. Since
the inaccuracy in electron temperature is less than 4%, inaccuracy in extracted thermal
conductance will be even much lesser than 6%. The estimated shot noise due to the
finite contact resistance in our device is at least one order of magnitude smaller compared
to measured excess thermal noise as shown in SI table 3 and table 4. The heated up
electrons must dwell in the floating reservoir for a time longer than the electron-electron
energy relaxation time in order to achieve a quasi-equilibrium temperature TM , which
can be easily justified in our devices. Since the typical electron-electron interaction at low
temperature is ∼ 10 ns in gold like material (18), which is very much lower than typical
dwell time (tdwell) ∼ 20 µs found in our devices. The tdwell inside micron-size floating
contact is evaluated from the equation tdwell = DEΩhN (10, 19), with DE the electronic
density of states per unit volume per unit energy and Ω the volume of micron-size floating
contact and N the number of channel leaving the floating contact. In our devices, for the
typical volume of floating contact of ≈ 5 µm3 and typical density of states for gold
DE ≃ 1.14× 1047J−1m−3, we found tdwell ≃ 40µsN .
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   Device    Configuration   Magnetic field
   B ( T )
   Thermal Conductance gQ   ( in unit of     T) κ0
T
0
 = 40 mK T
0
 = 45 mK
1
B = 9.8 T
ν  = 1 and 2 
ν  = 2 and 6 
B = 6.0 T ν  = 2 and 6 
2 B = 6.0 T ν  = 2 and 6 
0.96
0.99
0.97
1.08
0.90
0.92
0.91
1.01
SI Table 5: Change in thermal conductance for different electron temperature
T0. The average value of electronic thermal conductance calculated from above table is
the (1.00± 0.05)κ0T at T0 = 40 mK and (0.94± 0.04)κ0T at T0 = 45 mK. It is clear from
above table that the change in the temperature of 12.5% corresponds to the 6% change
in thermal conductance.
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